

## **Exhibit 2**

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**


The chart below identifies where each element of the asserted claims of U.S. Patent No. 9,529,768 ("768 patent") is found in the Microsoft Xbox One series console (all models, including the original Xbox One (including but not limited to the 1520 and 1540 models), Xbox One S (including but not limited to the 1681 model), and Xbox One X (including but not limited to the 1787 model), are accused and are collectively referred to herein as "Xbox One" and "Accused Xbox One Products"). ACQIS contends that all Xbox One series consoles made, used, tested, offered for sale, sold, or imported into the United States by Microsoft, that share the features detailed below with reference to various exemplary Xbox One models, infringed at least claims 1, 2, 13, and 17 of the '768 patent in the manner charted herein. Specifically, all Xbox One series consoles that include PCIe functionality infringed as set forth below.

This chart contains evidence relating to various Xbox One models, including the original Xbox One, Xbox One S, and Xbox One X. The features of these products that are relevant to infringement are common across Xbox One models. The Accused Xbox One Products are not limited to these products, and ACQIS reserves the right to identify additional products based on information obtained in discovery.


ACQIS's contentions are not limited to the PCIe implementations discussed below. ACQIS does not possess information regarding the specific manner in which all of the Accused Xbox One Products utilize PCIe functionality, beyond the uses discussed below. ACQIS contends that all implementations of PCIe in the Accused Xbox One Products infringed for the reasons set forth herein. ACQIS reserves the right to supplement and/or amend its contentions to provide further specificity based on information obtained in discovery.

Claim Language	Infringement Evidence
1. A computer, comprising:	<p>The Xbox One is a computer running a modified Hyper-V hypervisor as its host operating system and two partitions: Xbox OS, which runs games, and an OS based on Windows, which runs apps.</p> <p><a href="https://www.extremetech.com/gaming/156467-xbox-one-hardware-and-software-specs-detailed-and-analyzed">https://www.extremetech.com/gaming/156467-xbox-one-hardware-and-software-specs-detailed-and-analyzed</a>.</p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	 <p data-bbox="625 1003 1927 1036"><a href="https://en.wikipedia.org/wiki/Xbox_One#/media/File:Microsoft-Xbox-One-Console-Set-wKinect.jpg">https://en.wikipedia.org/wiki/Xbox_One#/media/File:Microsoft-Xbox-One-Console-Set-wKinect.jpg</a>.</p>


**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	 <p>The screenshot shows the Xbox One dashboard for user Matt B. The main area features a 'Launch' button for Battlefield™ 1, a 'Game hub' for Mass Effect: Andromeda, and the 'Xbox Insider Hub'. The right sidebar includes 'My games &amp; apps', a help link, and promotional banners for FFXV and The Walking Dead.</p> <p><a href="https://www.windowcentral.com/evolution-xbox-one-dashboard-ui">https://www.windowcentral.com/evolution-xbox-one-dashboard-ui</a>.</p>
<p>[1.a] an integrated central processing unit, interface controller and Phase-Locked Loop (PLL) clock circuitry in a single chip;</p>	<p>The Xbox One contains an integrated central processing unit, interface controller and Phase-Locked Loop (PLL) clock circuitry in a single chip.</p> <p>The Xbox One includes a single-chip, semi-custom processor (i.e., Accelerated Processor Unit (APU)), e.g., the X887732-001 shown below, consisting of a CPU and GPU integrated on a single chip. All eight CPU cores and the GPU are on the same die.</p>




**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<div data-bbox="900 334 1667 1079" data-label="Image"> </div> <p data-bbox="625 1117 1358 1154">Teardown photograph of processor chip from Xbox One.</p> <p data-bbox="625 1192 1530 1229">The processor chip is labeled “Main SoC” in the block diagram below.</p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**


Claim Language	Infringement Evidence
	 <p>The diagram illustrates the internal architecture of the Xbox One console. At the top, a yellow 'Game Controller' and a green 'Xbox One Kinect' are connected to a central blue 'South Bridge' block. The South Bridge handles 'IO', 'Clocks', and 'System Control'. It is connected to various external interfaces: 'HDMI In' (purple box), two 'WiFi' (purple boxes), 'Ethernet' (via 'Gigabit Enet MAC &amp; PHY' purple box), and 'HDMI S/PDIF Out' (purple box). The South Bridge also connects to storage: 'SATA 2' (for 'BluRay' and '500 GB HD') and 'eMMC4.5' (for '8 GB Flash'). A red 'S/A' watermark is placed over the Kinect connection. The South Bridge is connected to a green 'Main SoC' block via 'PCIe' and 'AV Out'/'AV In' lines. The Main SoC is connected to '8 GB DRAM' (grey block) via multiple bidirectional lines. A red box highlights the Main SoC and its connection to the DRAM. A red watermark 'www.semiaccurate.com' is visible at the bottom of the diagram.</p> <p><a href="https://semiaccurate.com/2013/08/29/a-deep-dive-into-microsofts-xbox-ones-architecture/(annotations%20added).">https://semiaccurate.com/2013/08/29/a-deep-dive-into-microsofts-xbox-ones-architecture/(annotations added).</a></p> <p>Each model of Xbox One includes a semi-custom, single-chip CPU/GPU.</p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence																																								
	<div><div></div><table><thead><tr><th>SPEC</th><th>XBOX ONE X</th><th>XBOX ONE S</th><th>XBOX ONE</th></tr></thead><tbody><tr><td>Dimensions</td><td>30cm x 24cm x 6cm</td><td>29.5cm x 23cm x 6.5cm</td><td>34.3cm x 26.3cm 8cm</td></tr><tr><td>Weight</td><td>8.4lbs</td><td>6.4lbs</td><td>7.8lbs</td></tr><tr><td>CPU</td><td>Custom CPU @ 2.3 GHz, 8 cores</td><td>Custom Jaguar CPU @ 1.75GHz, 8 cores</td><td>Custom Jaguar CPU @ 1.75GHz, 8 cores</td></tr><tr><td>GPU</td><td>Custom GPU @ 1.172 GHz, 40 CUs, Polaris features, 6.0 TFLOPS</td><td>Custom GPU @ 914 MHz, 12 CUs, 1.4 TFLOPS</td><td>Custom GPU @ 853 MHz, 12 CUs, 1.3 TFLOPS</td></tr><tr><td>Memory</td><td>12 GB GDDR5 @ 326 GB/s</td><td>8 GB DDR3 @ 68 GB/s, 32 MB ESRAM @ 218 GB/s</td><td>8 GB DDR3 @ 68 GB/s, 32 MB ESRAM @ 204 GB/s</td></tr><tr><td>Flash</td><td>8GB</td><td>8GB</td><td>8GB</td></tr><tr><td>Internal Storage</td><td>1TB HDD</td><td>500GB, 1TB, 2TB HDD</td><td>500GB, 1TB HDD</td></tr><tr><td>Optical Disc Drive</td><td>4K UHD Blu-ray</td><td>4K UHD Blu-ray</td><td>Blu-ray</td></tr><tr><td>PSU</td><td>245W, Internal</td><td>120W, Internal</td><td>220W, External</td></tr></tbody></table><p><a href="https://news.xbox.com/en-us/wp-content/uploads/sites/2/Xbox_One_Spec_Sheet.pdf">https://news.xbox.com/en-us/wp-content/uploads/sites/2/Xbox_One_Spec_Sheet.pdf</a> (annotations added).</p><p>The functionality of each processor, across Xbox One models, is identical in relevant part.</p><p>The processor in each Xbox One model contains an integrated central processing unit, interface controller and PLL clock circuitry in a single chip. As shown below, the processor (labeled “Main SoC”) includes at least two PCIe interfaces on-chip: one for connecting to the southbridge and one for connecting to the Ethernet port via the Gigabit Ethernet MAC &amp; PHY.</p></div>	SPEC	XBOX ONE X	XBOX ONE S	XBOX ONE	Dimensions	30cm x 24cm x 6cm	29.5cm x 23cm x 6.5cm	34.3cm x 26.3cm 8cm	Weight	8.4lbs	6.4lbs	7.8lbs	CPU	Custom CPU @ 2.3 GHz, 8 cores	Custom Jaguar CPU @ 1.75GHz, 8 cores	Custom Jaguar CPU @ 1.75GHz, 8 cores	GPU	Custom GPU @ 1.172 GHz, 40 CUs, Polaris features, 6.0 TFLOPS	Custom GPU @ 914 MHz, 12 CUs, 1.4 TFLOPS	Custom GPU @ 853 MHz, 12 CUs, 1.3 TFLOPS	Memory	12 GB GDDR5 @ 326 GB/s	8 GB DDR3 @ 68 GB/s, 32 MB ESRAM @ 218 GB/s	8 GB DDR3 @ 68 GB/s, 32 MB ESRAM @ 204 GB/s	Flash	8GB	8GB	8GB	Internal Storage	1TB HDD	500GB, 1TB, 2TB HDD	500GB, 1TB HDD	Optical Disc Drive	4K UHD Blu-ray	4K UHD Blu-ray	Blu-ray	PSU	245W, Internal	120W, Internal	220W, External
SPEC	XBOX ONE X	XBOX ONE S	XBOX ONE																																						
Dimensions	30cm x 24cm x 6cm	29.5cm x 23cm x 6.5cm	34.3cm x 26.3cm 8cm																																						
Weight	8.4lbs	6.4lbs	7.8lbs																																						
CPU	Custom CPU @ 2.3 GHz, 8 cores	Custom Jaguar CPU @ 1.75GHz, 8 cores	Custom Jaguar CPU @ 1.75GHz, 8 cores																																						
GPU	Custom GPU @ 1.172 GHz, 40 CUs, Polaris features, 6.0 TFLOPS	Custom GPU @ 914 MHz, 12 CUs, 1.4 TFLOPS	Custom GPU @ 853 MHz, 12 CUs, 1.3 TFLOPS																																						
Memory	12 GB GDDR5 @ 326 GB/s	8 GB DDR3 @ 68 GB/s, 32 MB ESRAM @ 218 GB/s	8 GB DDR3 @ 68 GB/s, 32 MB ESRAM @ 204 GB/s																																						
Flash	8GB	8GB	8GB																																						
Internal Storage	1TB HDD	500GB, 1TB, 2TB HDD	500GB, 1TB HDD																																						
Optical Disc Drive	4K UHD Blu-ray	4K UHD Blu-ray	Blu-ray																																						
PSU	245W, Internal	120W, Internal	220W, External																																						



**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**


Claim Language	Infringement Evidence
	 <p>The diagram illustrates the internal architecture of the Xbox One console. At the top, a Game Controller (orange) and Xbox One Kinect (green) are connected via USB to a central South Bridge (blue). The South Bridge manages IO, clocks, and system control. It is connected to various storage and interface components: BluRay (SATA 2), 500 GB HD (SATA 2), and 8 GB Flash (eMMC4.5) at the bottom; HDMI In, two WiFi modules, and Ethernet (via Gigabit Enet MAC &amp; PHY) on the top; and HDMI S/PDIF Out and AV Out on the right. The South Bridge is connected via PCIe to the Main SoC (green), which in turn connects to 8 GB DRAM. A red box highlights the Gigabit Enet MAC &amp; PHY component, and another red box highlights the PCIe interface between the South Bridge and the Main SoC. A watermark 'www.semiaccurate.com' is visible at the bottom of the diagram.</p> <p><a href="https://semiaccurate.com/2013/08/29/a-deep-dive-into-microsofts-xbox-ones-architecture/(annotations%20added).">https://semiaccurate.com/2013/08/29/a-deep-dive-into-microsofts-xbox-ones-architecture/(annotations added).</a></p> <p>Because the processor supports on-chip PCIe, it necessarily contains one or more logic blocks to implement the PCIe functionality, i.e., a PCIe controller and related circuitry found in the Physical Layer (PHY). This logic block (or plurality of logic blocks) is, and/or is part of, an “interface</p>



**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<p>controller” within the meaning of this limitation. ACQIS does not possess specific information regarding the specific PCIe controller(s) and PHY(s) used in the Xbox One models or their respective processors. ACQIS reserves the right to supplement and/or amend its contentions to provide further specificity based on information obtained in discovery.</p> <p>As discussed below with respect to limitation [1.c], the processor, e.g., the X887732-001, includes PLL clock circuitry, including at least in the PHY(s) associated with the PCIe controller(s).</p>
<p>[1.b] a Low Voltage Differential Signal (LVDS) channel directly extending from the interface controller to convey address and data bits of a Peripheral Component Interconnect (PCI) bus transaction in a serial form, wherein the first LVDS channel comprises a first unidirectional, differential signal pair to convey data in a first direction and a second unidirectional, differential signal pair to convey data in a second, opposite direction; and</p>	<p>The processor found in the Xbox One, e.g., the X887732-001, which includes an integrated CPU, interface controller and PLL clock circuitry, has a Low Voltage Differential Signal (LVDS) channel directly extending from the interface controller.</p> <p>As discussed above with respect to limitation [1.a], the processor includes on-chip PCIe interfaces, as shown below.</p>


**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	 <p>The diagram illustrates the internal architecture of the Xbox One. At the top, a Game Controller (orange) and Xbox One Kinect (green) are connected via USB to a South Bridge (blue). The South Bridge also handles HDMI In, two WiFi connections, and SATA 2 drives (BluRay and 500 GB HD). It is connected to the Main SoC (green) via a PCIe interface, which is highlighted with a red box. The Main SoC includes a Gigabit Enet MAC &amp; PHY (also highlighted with a red box), HDMI S/PDIF Out, and is connected to 8 GB DRAM. The Main SoC also handles Ethernet, HDMI S/PDIF Out, and AV Out. The South Bridge manages IO, Clocks, and System Control, and is connected to the Main SoC via AV In/Out. A watermark 'www.semiaccurate.com' is visible at the bottom of the diagram.</p> <p><a href="https://semiaccurate.com/2013/08/29/a-deep-dive-into-microsofts-xbox-ones-architecture/(annotations%20added).">https://semiaccurate.com/2013/08/29/a-deep-dive-into-microsofts-xbox-ones-architecture/(annotations added).</a></p> <p>The Xbox One uses one of the processor's on-chip PCIe I/O for directly connecting the southbridge to the processor chip, as shown above. The southbridge in the Xbox One is the X861949-005, as shown below.</p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<div data-bbox="875 370 1680 1123" data-label="Image"> </div> <p data-bbox="625 1166 1323 1203">Teardown photograph of southbridge from Xbox One.</p> <p data-bbox="625 1240 1942 1344">The processor chip and southbridge are connected via a multi-lane PCIe implementation, likely x8, as indicated by the plurality of wire-pair traces connecting the processor chip and the southbridge chip, as shown below.</p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	 <p>Teardown photograph of processor-to-southbridge connection from Xbox One (annotations added).</p> <p>The Xbox One also uses another of the processor's on-chip PCIe I/O for directly connecting the processor chip to the Ethernet port via the Gigabit Ethernet MAC &amp; PHY, as shown above.</p> <p>Each of these PCIe interfaces in the Xbox One has an LVDS channel directly extending from the interface controller that conveys address and data bits of a PCI bus transaction in a serial form.</p> <p>As discussed above with respect to limitation [1.a], the processor contains one or more logic blocks to implement the PCIe functionality, i.e., a PCIe controller and related circuitry found in the Physical Layer (PHY). The PCIe controller has an associated PHY connected to it via the PIPE interface. ACQIS does not possess specific information regarding the specific PCIe controller(s) and PHY(s)</p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<p>used in the Xbox One or in the processor. ACQIS reserves the right to supplement and/or amend its contentions to provide further specificity based on information obtained in discovery.</p> <p>LVDS is central to PCIe, providing the physical transmission medium, and all implementations of PCIe utilize LVDS:</p> <p style="padding-left: 40px;">PCI Express . . . is a serial bus which uses two low-voltage differential LVDS pairs, at 2.5Gb/s in each direction [one transmit, and one receive pair]. A PCI Express link is comprised of these two unidirectional differential pairs each operating at 2.5Gbps to achieve a basic [overall] throughput of 5Gbps [before accounting for over-head].</p> <p><a href="http://www.interfacebus.com/PCI-Express-Bus-PCIe-Description.html">http://www.interfacebus.com/PCI-Express-Bus-PCIe-Description.html</a>.</p> <p>Each of these LVDS channels comprises a first unidirectional, differential signal pair to convey data in a first direction and a second unidirectional, differential signal pair to convey data in a second, opposite direction. As shown in the exemplary PCIe illustrations below, each lane in a PCIe implementation contains a first unidirectional, differential signal pair to convey data in a first direction (i.e., the Tx pairs in the upper illustration and the signal pairs in red in the lower illustration) and a second unidirectional, differential signal pair to convey data in a second direction (i.e., the Rx signal pairs in the upper illustration and the signal pairs in yellow in the lower illustration). In a multi-lane PCIe configuration, the stream of bytes that make up a TLP go through byte striping, which distributes the bytes across the available lanes for serialization. <i>See</i> PCI Express Base Specification, Revision 3.0 (Nov. 10, 2010) at 195-198. The transaction's byte-oriented data (character) is encoded, serialized, and output one byte at a time per lane in the PCIe link. <i>Id.</i> Thus in PCIe, the TLP is in serial form for all link widths. <i>Id.</i></p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<div data-bbox="680 337 1887 824"> <p>The diagram illustrates a PCIe Link connecting two devices, PCIe Device A and PCIe Device B. The link is represented by a central cylinder labeled 'PCIe Link'. Inside this cylinder, multiple horizontal lines represent the lanes. The top line is labeled 'Lane 1' and the bottom line is labeled 'Lane N'. For each lane, there are two arrows: one pointing from Device A to Device B (labeled 'Tx' for transmit) and one pointing from Device B to Device A (labeled 'Rx' for receive). Below the link cylinder, the text 'N = 1, 2, 4, 8, 12, 16, 32' indicates the possible number of lanes. The devices are shown as blue rectangular blocks on either side of the link.</p> </div> <p data-bbox="625 865 1749 938"><i>Silicon Labs AN562, PCI Express 3.1 Jitter Requirements</i> (Rev. 0.2 11/15) (available at <a href="https://www.silabs.com/documents/public/application-notes/AN562.pdf">https://www.silabs.com/documents/public/application-notes/AN562.pdf</a>), at 2.</p>



**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<div data-bbox="968 329 1583 1287" data-label="Diagram"> <p>The diagram illustrates the relationship between the number of lanes and the transfer rate in PCI Express. It shows three scenarios: x1 link (1 lane, 1 bit per cycle), x2 link (2 lanes, 2 bits per cycle), and x12 link (12 lanes, 12 bits per cycle). Each scenario shows a PCIe card connected to a switch via a specific number of lanes, with arrows indicating data flow.</p> </div> <p data-bbox="625 1328 1318 1365"><a href="https://computer.howstuffworks.com/pci-express.htm">https://computer.howstuffworks.com/pci-express.htm</a>.</p>



**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<p>The data that is transmitted in a serial PCIe bus transaction includes address and data bits of a PCI bus transaction. The transaction layer packets (TLPs) used for PCIe data transmission include both address and data bits of a PCI bus transaction.</p> <div data-bbox="632 480 1738 1032" style="border: 1px solid black; padding: 10px;"> <p><b>The Address Element</b></p> <p>The address elements of the TLP provide the address to select specific bytes within the memory and I/O address spaces. The address elements also provide the ID Routing and the register address to select the specific bytes of the configuration register block in the configuration address space. Finally, address elements also provide the ID and Implied Routing for the message address space.</p> <p><i>Header field of TLP contains:</i></p> <p><b>ADDRESS:</b> The “typical” address bits for memory and I/O address space. The address can also be used in message vendor-defined transaction packets.</p> </div> <p><i>The Complete PCI Express Reference, Intel Press (2003), at 218.</i></p> <div data-bbox="632 1149 1745 1313" style="border: 1px solid black; padding: 10px;"> <p><b>The Data Element</b></p> <p>The data element of the transaction packet provides the actual data being accessed.</p> </div> <p><i>The Complete PCI Express Reference, Intel Press (2003), at 220.</i></p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<div data-bbox="735 370 1837 730"> <p>Byte 0 →</p> <p>Byte 4 →</p> <p>Byte 8 →</p> <p>Byte 12 →</p> </div> <p><b>Figure 6.4</b> 64-bit Address Memory Request Header</p> <hr/> <div data-bbox="735 917 1837 1209"> <p>Byte 0 →</p> <p>Byte 4 →</p> <p>Byte 8 →</p> </div> <p><b>Figure 6.5</b> 32-bit Address Memory Request Header</p>
	<p><i>Introduction to PCI Express – A Hardware and Software Developers Guide, Intel Press (2003), at 100.</i></p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<p>Further, PCIe is backwards compatible with PCI, as PCI is described in the PCI Local Bus Specification. In PCIe, “[k]ey PCI attributes, such as its usage model, load-store architecture, and software interfaces, are maintained, whereas its parallel bus implementation is replaced by a highly scalable, fully serial interface.” PCI Express Base Specification, Revision 3.0 (Nov. 10, 2010) (“PCIe 3.0 Spec.”) at 37. PCIe maintains a “PCI compatible software model,” providing:</p> <div style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <p><input type="checkbox"/> <b>PCI compatible software model:</b></p> <ul style="list-style-type: none"> <li>• Ability to enumerate and configure PCI Express hardware using PCI system configuration software implementations with no modifications</li> <li>• Ability to boot existing operating systems with no modifications</li> <li>• Ability to support existing I/O device drivers with no modifications</li> <li>• Ability to configure/enable new PCI Express functionality by adopting the PCI configuration paradigm</li> </ul> </div> <p>PCIe 3.0 Spec. at 38.</p> <p>A Peripheral Component Interconnect (PCI) bus transaction, in accordance with the industry standard PCI Local Bus Specification, Revision 2.2 (Dec. 18, 1998) (“<i>PCI Specification</i>”), for communication with an interconnected peripheral component (a “PCI transaction”) consists of an address phase and one or more data phases. (<i>See, e.g., PCI Specification</i> at 9, 301.) Example transactions include input/output (I/O) read, I/O write, memory read, memory write, configuration read, and configuration write. (<i>See, e.g., PCI Specification</i> at 21-23.) A PCI transaction facilitates communication and data transfer among computer components, such as processors, memory, and peripheral devices. (<i>See, e.g., PCI Specification</i> at 1, 3.) PCI transactions include a set of address bits, a set of data bits, a set of command bits, and a set of byte enable information bits. (<i>See, e.g., PCI Specification</i> at 9-10.) The</p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<p>address bits allow one component to communicate with another specific component. (<i>See, e.g., PCI Specification</i> at 9, 27-29.) The data bits transfer data from one component to another. (<i>See, e.g., PCI Specification</i> at 9.) The command bits indicate the type of transaction (such as memory, I/O, or configuration) and control the transaction. (<i>See, e.g., PCI Specification</i> at 21-24.) The byte enable information bits indicate the size of the data transfer and the bytes in the data transfer that contain valid data. (<i>See, e.g., PCI Specification</i> at 10, 28.)</p> <p>The PCI Express™ (PCIe) Base Specification Revision 1.0a (Apr. 15, 2003) (“<i>PCIe Specification</i>”), utilizes transactions to facilitate communication and data transfer among computer components. (<i>See, e.g., PCIe Specification</i> at 27.) PCIe transactions are defined in the PCIe Transaction Layer. (<i>See, e.g., PCIe Specification</i> at 36.) PCIe transactions include read and write transactions. (<i>See, e.g., PCIe Specification</i> at 42.) PCIe transactions are communicated using bits. (<i>See, e.g., PCIe Specification</i> at 44.) PCIe employs the three transaction types (memory, I/O, and configuration) described in the PCI Local Bus Specification. (<i>See, e.g., PCIe Specification</i> at 36, 45.) PCIe provides a PCI-compatible software model. (<i>See, e.g., PCIe Specification</i> at 27.)</p> <p>PCIe transactions include command bits to indicate the type of transaction (such as memory, I/O, or configuration) and control the transaction. (<i>See, e.g., PCIe Specification</i> at 44-47.) PCIe transactions include address bits to allow one component to communicate with another specific component. (<i>See, e.g., PCIe Specification</i> at 49-50; <i>see also, e.g., The Complete PCI Express Reference</i>, Intel Press (2003), at 218.) PCIe transactions include data bits to transfer data between components. (<i>See, e.g., PCIe Specification</i> at 44; <i>see also, e.g., The Complete PCI Express Reference</i>, Intel Press (2003), at 220.) PCIe transactions include byte enable information to indicate the size of the data transfer and the bytes in the data transfer that contain valid data. (<i>See, e.g., PCIe Specification</i> at 52-53; <i>see also, e.g., Introduction to PCI Express – A Hardware and Software Developers Guide</i>, Intel Press (2003), at 100.)</p> <p>A PCIe transaction therefore provides a Peripheral Component Interconnect (PCI) bus transaction in accordance with the industry standard PCI Local Bus Specification, for communication with an</p>


**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<p>interconnected peripheral component. A PCIe transaction provides address bits, data bits, and byte enable information bits of a Peripheral Component Interconnect (PCI) bus transaction.</p> <p>To the extent that Microsoft contends that a PCIe transaction does not provide a Peripheral Component Interconnect (PCI) bus transaction or address bits, data bits, and/or byte enable information bits of a Peripheral Component Interconnect (PCI) bus transaction, a PCIe transaction satisfies these claim elements under the doctrine of equivalents. A PCIe transaction—including its address, data, and byte enable information bits—performs substantially the same function, in substantially the same way, to obtain the same result as a PCI transaction, including its address, data, and byte enable information bits. A PCIe transaction—including its address, data, and byte enable information bits—is not substantially different from a PCI transaction, including its address, data, and byte enable information bits.</p> <p>A PCI transaction and a PCIe transaction both perform the function of facilitating communication among components in a computer system. A PCI transaction and a PCIe transaction perform this function by utilizing address bits, data bits, and byte enable bits. In both PCI and PCIe transactions, address bits allow one component to communicate with another specific component. In both PCI and PCIe transactions, data bits transfer data from one component to another. In both PCI and PCIe transactions, command bits indicate the type of transaction and control the transaction. In both PCI and PCIe transactions, byte enable bits indicate the size of the data transfer and the bytes in the data transfer that contain valid data. A PCI transaction and a PCIe transaction therefore both perform the function of facilitating communication among components in a computer system in substantially the same way. The address bits, data bits, command bits, and byte enable information bits in a PCIe transaction do not differ substantially from the address bits, data bits, command bits, and byte enable information bits in a PCI transaction. A PCIe transaction uses substantially similar bits as a PCI transaction in order to maintain consistency and software compatibility with PCI. A PCI transaction and a PCIe transaction produce the same result of communication among components in a computer system.</p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
<p>[1.c] wherein the PLL clock circuitry generates different clock frequencies, and the interface controller conveys the PCI bus transaction through the LVDS channel based on the different clock frequencies.</p>	<p>As discussed above with respect to limitation [1.a], the processor in each model of Xbox One, e.g., the X887732-001 processor, includes an on-chip PCIe controller and an associated PHY for each PCIe interface.</p> <p>The PHY(s) in the processor, e.g., the X887732-001 processor in the Xbox One, includes PLL clock circuitry. Each PHY contains at least one PLL and likely contains multiple PLLs.</p> <p>Within the PHY Interface for the PCI Express Architecture (PIPE), the PLL clock circuitry generates at least two clocks at different frequencies. One frequency is used as a bitrate clock (2.5 GHz – 32 GHz, depending on the PCIe transfer rates supported; PCIe 3.x supports 8 GT/s, and PCIe 2.x supports 5 GT/s), and the other is for the PIPE interface to the rest of the PCIe controller, i.e., PCLK (or pipe_clock) at 125 MHz or 250 MHz. Additionally, the PLL clock circuitry may generate a third clock frequency which is the bitrate clock divided by 10, i.e., bit rate clk / 10. Thus, the PLL clock circuitry generates different clock frequencies, which are used to convey the PCI bus transactions through the LVDS channel.</p> <div data-bbox="869 919 1692 1250" data-label="Diagram"> <p><b>4.1.5 Clocking</b></p> </div> <p><i>PHY Interface for the PCI Express, SATA, USB 3.1, DisplayPort, and Converged IO Architectures, Version 5.1 (2018) (available at <a href="https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/phy-interface-pci-express-sata-usb30-architectures-3.1.pdf">https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/phy-interface-pci-express-sata-usb30-architectures-3.1.pdf</a>), at 32 (annotations added).</i></p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<div data-bbox="787 371 1780 722"><p style="text-align: center;"><b>Figure 6: Clocking and Power Block Diagram</b></p></div> <p data-bbox="625 764 1816 834"><i>PHY Interface for the PCI Express Architecture, Version 2.00 (2007) (available at <a href="http://www.applistar.com/wp-content/uploads/apps/pipe2_00.pdf">http://www.applistar.com/wp-content/uploads/apps/pipe2_00.pdf</a>), at 11 (annotations added).</i></p>



**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<div data-bbox="768 331 1801 1118"> <p style="text-align: center;">Figure 4-3: Transmitter Block Diagram (8.0/10/16 GT/s)</p> </div> <p><i>PHY Interface for the PCI Express, SATA, USB 3.1, DisplayPort, and Converged IO Architectures, Version 5.1 (2018) (available at <a href="https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/phy-interface-pci-express-sata-usb30-architectures-3.1.pdf">https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/phy-interface-pci-express-sata-usb30-architectures-3.1.pdf</a>), at 29 (annotations added).</i></p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<div data-bbox="709 334 1860 1206"> <p style="text-align: center;"><b>Figure 4: Transmitter Block Diagram</b></p> </div> <p data-bbox="625 1247 1818 1320"><i>PHY Interface for the PCI Express Architecture, Version 2.00 (2007) (available at <a href="http://www.applistar.com/wp-content/uploads/apps/pipe2_00.pdf">http://www.applistar.com/wp-content/uploads/apps/pipe2_00.pdf</a>), at 10 (annotations added).</i></p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<p style="text-align: right;">Figure 4-5: Receiver Block Diagram (8.0/10/16 GT/s)</p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<p><i>PHY Interface for the PCI Express, SATA, USB 3.1, DisplayPort, and Converged IO Architectures, Version 5.1 (2018) (available at <a href="https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/phy-interface-pci-express-sata-usb30-architectures-3.1.pdf">https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/phy-interface-pci-express-sata-usb30-architectures-3.1.pdf</a>), at 31-32 (annotations added).</i></p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<p style="text-align: center;"><b>Figure 5: Receiver Block Diagram</b></p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**


Claim Language	Infringement Evidence												
	<p><i>PHY Interface for the PCI Express Architecture</i>, Version 2.00 (2007) (available at <a href="http://www.applistar.com/wp-content/uploads/apps/pipe2_00.pdf">http://www.applistar.com/wp-content/uploads/apps/pipe2_00.pdf</a>), at 11 (annotations added).</p> <div><p><b>Table 6-18. External Input Signals</b></p><table><tr><th>Name</th><th>Active Level</th><th>Description</th><th>Relevant Protocols</th></tr><tr><td>CLK</td><td>Edge</td><td>This differential Input is used to generate the bit-rate clock for the PHY transmitter and receiver. Specs for this clock signal (frequency, jitter, ...) are implementation dependent and must be specified for each implementation. This clock may have a spread spectrum modulation.</td><td>PCIe, SATA, USB, DisplayPort, Converged IO</td></tr><tr><td>PCLK</td><td>Rising Edge</td><td><i>This signal is relevant for "PCLK as PHY Input" mode only.</i>  All data movement across the parallel interface is synchronized to this clock. This clock operates at a frequency set by <i>PCLK Rate</i>. The rising edge of the clock is the reference for all signals. Spread spectrum modulation on this clock is allowed.</td><td>PCIe, SATA, USB, DisplayPort, Converged IO</td></tr></table></div> <p><i>PHY Interface for the PCI Express, SATA, USB 3.1, DisplayPort, and Converged IO Architectures</i>, Version 5.1 (2018) (available at <a href="https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/phy-interface-pci-express-sata-usb30-architectures-3.1.pdf">https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/phy-interface-pci-express-sata-usb30-architectures-3.1.pdf</a>), at 77.</p>	Name	Active Level	Description	Relevant Protocols	CLK	Edge	This differential Input is used to generate the bit-rate clock for the PHY transmitter and receiver. Specs for this clock signal (frequency, jitter, ...) are implementation dependent and must be specified for each implementation. This clock may have a spread spectrum modulation.	PCIe, SATA, USB, DisplayPort, Converged IO	PCLK	Rising Edge	<i>This signal is relevant for "PCLK as PHY Input" mode only.</i>  All data movement across the parallel interface is synchronized to this clock. This clock operates at a frequency set by <i>PCLK Rate</i> . The rising edge of the clock is the reference for all signals. Spread spectrum modulation on this clock is allowed.	PCIe, SATA, USB, DisplayPort, Converged IO
Name	Active Level	Description	Relevant Protocols										
CLK	Edge	This differential Input is used to generate the bit-rate clock for the PHY transmitter and receiver. Specs for this clock signal (frequency, jitter, ...) are implementation dependent and must be specified for each implementation. This clock may have a spread spectrum modulation.	PCIe, SATA, USB, DisplayPort, Converged IO										
PCLK	Rising Edge	<i>This signal is relevant for "PCLK as PHY Input" mode only.</i>  All data movement across the parallel interface is synchronized to this clock. This clock operates at a frequency set by <i>PCLK Rate</i> . The rising edge of the clock is the reference for all signals. Spread spectrum modulation on this clock is allowed.	PCIe, SATA, USB, DisplayPort, Converged IO										

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence												
	<table><tr><th>Name</th><th>Direction</th><th>Active Level</th><th>Description</th></tr><tr><td>CLK</td><td>Input</td><td>Edge</td><td>This Input is used to generate the bit-rate clock for the PHY transmitter and receiver. Specs for this clock signal (frequency, jitter, ...) are implementation dependent and must be specified for each implementation. This clock may have a spread spectrum modulation.</td></tr><tr><td>PCLK</td><td>Output</td><td>Rising Edge</td><td>Parallel interface data clock. All data movement across the parallel interface is synchronized to this clock. This clock operates at 125MHz, 250MHz, or 500 MHz depending on the Rate control input and the data interface width. The rising edge of the clock is the reference for all signals. Spread spectrum modulation on this clock is allowed.</td></tr></table> <p>PHY Interface for the PCI Express Architecture, Version 2.00 (2007) (available at <a href="http://www.applistar.com/wp-content/uploads/apps/pipe2_00.pdf">http://www.applistar.com/wp-content/uploads/apps/pipe2_00.pdf</a>), at 16.</p> <p>Additionally, PLLs are often used within the PCIe PHY as part of the clock and data recovery (CDR) functionality of the receiver.</p>	Name	Direction	Active Level	Description	CLK	Input	Edge	This Input is used to generate the bit-rate clock for the PHY transmitter and receiver. Specs for this clock signal (frequency, jitter, ...) are implementation dependent and must be specified for each implementation. This clock may have a spread spectrum modulation.	PCLK	Output	Rising Edge	Parallel interface data clock. All data movement across the parallel interface is synchronized to this clock. This clock operates at 125MHz, 250MHz, or 500 MHz depending on the Rate control input and the data interface width. The rising edge of the clock is the reference for all signals. Spread spectrum modulation on this clock is allowed.
Name	Direction	Active Level	Description										
CLK	Input	Edge	This Input is used to generate the bit-rate clock for the PHY transmitter and receiver. Specs for this clock signal (frequency, jitter, ...) are implementation dependent and must be specified for each implementation. This clock may have a spread spectrum modulation.										
PCLK	Output	Rising Edge	Parallel interface data clock. All data movement across the parallel interface is synchronized to this clock. This clock operates at 125MHz, 250MHz, or 500 MHz depending on the Rate control input and the data interface width. The rising edge of the clock is the reference for all signals. Spread spectrum modulation on this clock is allowed.										



**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	 <p style="text-align: center;"><b>Figure 5. Serial System SerDes Block Diagram</b></p> <p><i>A System Designer's Guide for Building a PCIe Clock Tree while Addressing Timing Challenges, Application Note AND9202/D, ON Semiconductor (available at <a href="https://www.onsemi.com/pub/Collateral/AND9202-D.PDF">https://www.onsemi.com/pub/Collateral/AND9202-D.PDF</a>), at 5.</i></p>

**Exhibit B-1**  
**ACQIS's Preliminary Infringement Contentions for U.S. Patent No. 9,529,768**  
**Microsoft Xbox One**

Claim Language	Infringement Evidence
	<p>The PLL clock circuitry in each PCIe PHY in the processor also generates different clock frequencies based on PCIe version and the associated data transfer rate. The PLL clock circuitry, e.g., the transmit (TX) PLL, multiplies the reference clock frequency to achieve the desired data rate. This standard approach is consistent with the discussion below.</p> <div style="border: 1px solid black; padding: 10px; margin: 10px 0;"> <p><b>3. Refclk and Clocking Architectures</b></p> <p>An external clock reference clock (Refclk) is required for transmitting data between two PCIe devices. A Refclk frequency of 100 MHz <math>\pm</math>300 ppm is specified for all three line rates (2.5 Gbps, 5.0 Gbps, 8.0 Gbps). The burden has been placed on the TX PLL to multiply the 100 MHz Refclk frequency to the desired data rate. Although the Refclk frequency has remained the same, the jitter performance requirements of the Refclk have improved to support the higher data rates prevalent with PCI Express 2.1 and 3.1. We will look at the Refclk jitter requirements in the following sections.</p> </div> <p><i>Silicon Labs AN562, PCI Express 3.1 Jitter Requirements</i> (Rev. 0.2 11/15) (available at <a href="https://www.silabs.com/documents/public/application-notes/AN562.pdf">https://www.silabs.com/documents/public/application-notes/AN562.pdf</a>), at 3.</p> <p>The interface controller(s) in the processor, e.g., the X887732-001 processor in the Xbox One, thus conveys the PCI bus transaction through the LVDS channel based on different clock frequencies.</p>
<p>2. The computer of claim 1 wherein the interface controller conveys the PCI bus transaction through the LVDS channel based on a selected frequency of the different clock frequencies.</p>	<p><i>See</i> claim 1, above.</p> <p>The interface controller in the processor in the Xbox One, e.g., the X887732-001 processor, conveys the PCI bus transaction through the LVDS channel based on a selected frequency of the different clock frequencies.</p> <p>The PLL within the PCIe PHY will select one bit rate frequency based on the version of the PCIe protocol and the highest common data rate used for the link.</p>